Bensikaddour El Habib-Boutte Aissa2024-10-212024-10-212023-06-01Bensikaddour , El Habib . Boutte, Aissa . Motor speed control using a fault tolerance implementation on SRAM-based FPGA . Algerian Journal of Engineering and Technology. Vo8. No 02.01/06/2023.faculty of technology. university of el oued. [visited in ../../ .]. available from [copy the link here]https://dspace.univ-eloued.dz/handle/123456789/35332ArticleDC motor speed control is a critical task in many applications, such as industrial automation, aerospace and robotics. To ensure reliable and robust performance, a fault tolerance implementation is necessary. In this paper, we present a DC motor speed control system using an SRAM-based Field-Programmable Gate Array (FPGA) with a fault tolerance implementation. The control system utilizes a Pulse Width Modulation (PWM) and Proportional Integral Derivative (PID) to regulate the voltage applied to the motor. To ensure the reliability of the system, a MicroBlaze Triple Modular Redundancy is implemented, in which multiple controllers control the motor in parallel and their outputs are compared. The results show that the implementation significantly improves the reliability and robustness of the DC motor speed control system.enMicroblaze SoftcoreThree Modular redundancydependabilitycritical-safety applicationsMotor speed control using a fault tolerance implementation on SRAM-based FPGAArticle